



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/312,835	05/17/1999	SEUNG-HWAN MOON	06192.0070	3103

32605 7590 08/10/2006

MACPHERSON KWOK CHEN & HEID LLP  
1762 TECHNOLOGY DRIVE, SUITE 226  
SAN JOSE, CA 95110

EXAMINER

KUMAR, SRILAKSHMI K

ART UNIT PAPER NUMBER

2629

DATE MAILED: 08/10/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	<b>Application No.</b> 09/312,835	<b>Applicant(s)</b> MOON, SEUNG-HWAN	
	<b>Examiner</b> Srilakshmi K. Kumar	<b>Art Unit</b> 2629	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

#### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

- 1) ☒ Responsive to communication(s) filed on 17 October 2002.
- 2a) ☒ This action is **FINAL**.                      2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

- 4) ☒ Claim(s) 1-17 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-17 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All    b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

- |  |   |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892)   | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                                   | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)             |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____  |

### DETAILED ACTION

The following office action is in response to the amendment filed October 17, 2002. Claims 1-11 and 14-17 are amended. Claims 1-17 are pending.

#### *Claim Rejections - 35 USC § 103*

1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

2. Claims 1-17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Misawa et al (US 5,811,837) in view of Garlepp et al (US 6,198,307).

As to independent claim 1, Misawa et al disclose a liquid crystal display system comprising, a liquid crystal display (Fig. 1) including a plurality of data lines (Fig. 1, items 26-28), a plurality of gate lines (Fig. 1, items 24 and 25) intersecting the data lines and a plurality of pixel electrodes (Fig. 1, items 32 and 33) arranged in a matrix type and each having a switch connected to one of the gate lines and one of the data lines (col. 4, lines 50-64); a gate driver (Fig. 1, item 21, col. 4, lines 35-40) for successively applying a gate voltage to the gate lines to turn on the switches; a data driver (Fig. 1, item 12, col. 4, lines 35-40) for applying a gray voltage, corresponding to image data signals to the data lines;

Misawa et al disclose clock signals which are 180 degrees out of phase as shown in Fig. 11, and col. 12 lines 13-34. Misawa et al does not disclose a timing controller for sending both the image data signals and a shift clock signal to the data driver, with a first signal wire through which the shift clock signal is transmitted. Garlepp et al disclose a timing controller for sending

Art Unit: 2629

both the image data signals and a shift clock signal to the data driver, with a first signal wire through which the shift clock signal is transmitted in Fig. 9, item 15, and col. 7, lines 12-37. It would have been obvious to one of ordinary skill in the art to incorporate the timing controller of Garlepp et al into that of Misawa et al as they both disclose clock signals for a liquid crystal display as Misawa et al would have a timing controller similar to that of Garlepp and also, the timing controller would have been outputting the timing signals (col. 4, lines 59-64 of Garlepp).

Misawa et al disclose a second signal wire through which a first clock signal having a frequency equal to the shift clock signal but having a phase difference of 90 to 270 degrees (Fig. 11, items 2 and 9, and col. 12, lines 13-34). Misawa et al does not disclose where the second signal wire is transmitted to ground. Garlepp et al disclose in Fig. 9, items CTMN, and col. 7, line 38-col. 8, line 4, where the second signal wire (CTMN) is connected to ground. It would have been obvious to one of ordinary skill in the art that this feature of the second signal wire connected to ground as shown by Garlepp could have been incorporated into that of Misawa et al as Misawa does not show where the end of the signal wire leads and thus could have been interpreted to be similar to that of Garlepp et al. The second signal wire connected to ground is advantageous as it enables the display to reduce noise (col. 4, lines 59-64 of Garlepp).

As to independent claim 10, limitations of claim 1, and further comprising, Misawa et al disclose a circuit board (Fig. 15). Misawa et al do not disclose a timing controller for generating a first image data signal and a second image data signal and generating a first shift clock signal and a second clock signal with a phase difference of 90 to 270 degrees that respectively shift the first image data signal and the second image data signal a first image data signal wire and a

Art Unit: 2629

second image data signal wire through which the first image data signal and the second image data signal are respectively transmitted.

Garlepp et al disclose a timing controller for generating a first image data signal and a second image data signal and generating a first shift clock signal and a second clock signal with a phase difference of 90 to 270 degrees that respectively shift the first image data signal and the second image data signal, a first image data signal wire and a second image data signal wire through which the first image data signal and the second image data signal are respectively transmitted in Fig. 9, item 15, and col. 7, lines 12-37. It would have been obvious to one of ordinary skill in the art to incorporate the timing controller of Garlepp et al into that of Misawa et al as they both disclose clock signals for a liquid crystal display as Misawa et al would have a timing controller similar to that of Garlepp and also, the timing controller would have been outputting the timing signals (col. 4, lines 59-64 of Garlepp). Misawa et al disclose a data driver (Fig. 1, item 12) receiving the first image data signal and the second image data signal and the first shift clock signal and the second shift clock signal from the timing controller (Fig. 1, items 32 & 35, col. 4, lines 36-col. 5, line 5) and applying a gray voltage corresponding to the first image data signal and the second image data signal to the data lines shown by col. 4, lines 36-col. 5, line 5.

As to dependent claim 2, limitation of claim 1, and further comprising Garlepp et al disclose wherein the second signal wire is connected to said ground through a predetermined resistance value in Fig. 9, items CTMN, and col. 7, line 38-col. 8, line 4, where the second signal wire (CTMN) is connected through a resistor to ground.

As to dependent claim 3, limitations of claim 2, and further comprising, Garlepp et al disclose wherein the first clock signal is generated in the timing controller in Fig. 9, item 15, and col. 7, lines 12-37.

As to dependent claim 4, limitations of claim 2, and further comprising, Misawa et al disclose wherein the first signal wire and the second signal wire are provided on a circuit board as shown by Fig. 3a-3b, 4a-4d.

As to dependent claims 5 and 6, limitations of claim 4, and further Misawa et al and Garlepp et al do not explicitly state the signal wires are on the same layer or a different layer. Examiner takes official notice that having signal wires formed on the same layer or a different layer is well known in the art. It would have been obvious to one of ordinary skill in the art at the time the invention was made to include the features of where the signal wires are on the same layer or a different layer as being formed on the same layer reduces the size of the display construction and where the signal wires are formed on a different layer enables an active matrix LCD where higher image quality is provided.

As to dependent claim 7, limitations of claims 1 and 10, and further comprising, Misawa et al discloses wherein the first clock signal has a 180 degree phase difference from the shift clock as shown in Fig. 11, and col. 12 lines 13-34.

As to dependent claim 8, limitations of claim 7, and further comprising, Misawa et al disclose wherein the data driver comprises a plurality of data driver integrated circuits for receiving the image data signals and the shift clock signal from the timing controller and applying the gray voltage corresponding to the image data signals to the data lines of the LCD panel as shown in Figs. 1, 2a-2e, col. 4, lines 36-64 and col. 5, lines 37-62.

As to dependent claim 9, limitations of claim 8, and further comprising Misawa et al disclose wherein the data driver integrated circuits comprise a shift register (Fig. 8, item 163), a D/A converter receiving the image data signals stored in the shift register and converting the image data signals to a corresponding gray voltage and an output buffer for temporarily storing the gray voltage from the D/A converter and applying the voltage to the data lines of the liquid crystal display. Misawa et al disclose a sampling transistor circuit (Fig. 8, item 166) is shown to receive the image data signals which are stored in the shift register and convert the signals and apply the voltage to the data lines of the lcd as shown in col. 11, lines 1-22.

As to dependent claim 11, limitations of claim 10, and further comprising Misawa et al disclose wherein the first data signals are odd image data signals, and the second image data signals are even image data signals (col. 4, lines 35-64).

As to dependent claim 12, limitations of claim 10, and further comprising, Misawa et al disclose wherein the first shift clock signal and the second shift clock signal have a phase difference of 180 degrees (Fig. 11, and col. 12 lines 13-34).

As to dependent claim 13, limitations of claim 12, and further comprising, wherein the first image data signal and the second image data signal have a phase difference of 90 to 270 degrees (Fig. 13).

As to dependent claim 14, limitations of claim 13, and further comprising, Misawa et al disclose wherein the first image data signal and the second image data signal have a phase difference of 180 degrees (Fig. 11, and col. 12 lines 13-34).

As to dependent claim 15, limitations of claim 14, and further comprising, Misawa et al disclose wherein the first image data signal is synchronized to a rising edge of the first shift

Art Unit: 2629

clock signal and the second image data signal is synchronized to a falling edge of the second shift clock signal (Fig. 11 and 13, and col. 12 lines 13-34).

As to dependent claim 16, limitations of claim 14, Misawa et al disclose wherein a pulse width of the first shift clock signal and the second shift clock signal falls within the interval of a high signal or a low signal of the odd image data signal and the even image data signal (Fig. 11, and col. 12 lines 13-34).

As to dependent claim 17, limitations of claim 13, and further comprising, Misawa et al disclose wherein the first image data signal and the second image data signal have a phase difference of 90 to 270 degrees (Fig. 13).

### ***Response to Arguments***

3. Applicant's arguments filed October 17, 2002 have been fully considered but they are not persuasive.

4. In response to applicant's argument that there is no suggestion to combine the references, the examiner recognizes that obviousness can only be established by combining or modifying the teachings of the prior art to produce the claimed invention where there is some teaching, suggestion, or motivation to do so found either in the references themselves or in the knowledge generally available to one of ordinary skill in the art. See *In re Fine*, 837 F.2d 1071, 5 USPQ2d 1596 (Fed. Cir. 1988) and *In re Jones*, 958 F.2d 347, 21 USPQ2d 1941 (Fed. Cir. 1992). In this case, the secondary reference of Garlepp discloses in col. 2, lines 56-57, where the present invention is an output driver circuit for driving a signal into a signal line and where driver circuit provides a clock signal to reduce jitter and improve signal quality.



Applicant further argues where neither Misawa et al nor Garlepp teach a timing controller as disclosed by the claims. Examiner, respectfully, disagrees. The prior art of Misawa et al do not disclose a timing controller. In order to overcome this deficiency, the prior art of Garlepp is disclosed to teach a timing controller. Garlepp et al disclose a timing controller in Fig. 9, item 15, and col. 7, lines 12-37. It would have been obvious to one of ordinary skill in the art to incorporate the timing controller of Garlepp et al into that of Misawa et al as they both disclose clock signals for a liquid crystal display as Misawa et al would have a timing controller similar to that of Garlepp and also, the timing controller would have been outputting the timing signals (col. 4, lines 59-64 of Garlepp).

Therefore, as shown above, the combination of Misawa et al in view of Garlepp disclose the claimed invention, thus the rejection maintained and made FINAL.

### ***Conclusion***

5. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Srilakshmi K. Kumar whose telephone number is 571 272 7769. The examiner can normally be reached on 9:00 am to 5:30 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Sumati Lefkowitz can be reached on 571 272 3638. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Srilakshmi K. Kumar  
Examiner  
Art Unit 2629

SKK  
August 4, 2006

  
**SUMATI LEFKOWITZ**  
SUPERVISORY PATENT EXAMINER